You are viewing a single comment's thread from:RE: Logic Design - From Verilog To SystemVerilogView the full contextView the direct parentdrifter1 (69)in STEMGeeks • 4 years ago I might give the front-end a try... Thanks!