Reducing silicon thickness to 20 micrometers posed significant technical challenges for Infineon's engineers. The typical metal stack holding the chip on the wafer is actually thicker than the target 20-micrometer thickness, so they had to get creative with an innovative wafer-grinding approach to make it work.
You are viewing a single comment's thread from: